VLSI Design Techniques for Energy Harvesting Embedded Systems
PDF

Keywords

VLSI Design
Energy Harvesting
Low-Power Embedded Systems
Sub-Threshold Logic

Abstract

Energy harvesting embedded systems have emerged as a critical solution for battery-less and self-sustaining electronics in the era of IoT and pervasive sensing. These systems rely on ultra-low-power design principles integrated into VLSI (Very-Large-Scale Integration) architectures to capture, manage, and utilize environmental energy sources such as solar, vibration, thermal, or RF energy. This paper presents a detailed exploration of VLSI design strategies enabling energy-efficient computation and power management. Techniques such as sub-threshold logic, dynamic voltage scaling, non-volatile memory integration, and energy-aware clock gating are discussed with relevance to real-world energy harvesting scenarios. The paper aims to guide researchers and engineers toward designing resilient and autonomous embedded platforms powered by ambient energy.

PDF

All articles published in the American Journal of Embedded Systems and VLSI Design (AJESVD) are licensed under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This license allows:

  • Sharing – copying and redistributing the material in any medium or format

  • Adaptation – remixing, transforming, and building upon the material for any purpose, even commercially

Under the following terms:

  • Attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner but not in any way that suggests the licensor endorses you or your use.

By submitting a manuscript to AJESVD, authors agree to make their work freely available under the terms of the CC BY 4.0 license and affirm that their submission is original and does not infringe on any third-party rights.