Abstract
The increasing demand for high-performance computing in embedded applications has driven the development of multi-processor embedded systems (MPES). These systems leverage parallel processing to enhance performance, scalability, and energy efficiency in domains such as image processing, robotics, and real-time analytics. This paper explores architectural strategies, communication frameworks, and synchronization mechanisms essential for the efficient design of MPES. It presents a comparative evaluation of multi-core and many-core platforms and discusses software-hardware co-design methodologies. The goal is to provide a comprehensive understanding of how MPES are optimized to meet the rigorous performance and real-time constraints of contemporary embedded applications.
All articles published in the American Journal of Embedded Systems and VLSI Design (AJESVD) are licensed under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This license allows:
-
Sharing – copying and redistributing the material in any medium or format
-
Adaptation – remixing, transforming, and building upon the material for any purpose, even commercially
Under the following terms:
-
Attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner but not in any way that suggests the licensor endorses you or your use.
By submitting a manuscript to AJESVD, authors agree to make their work freely available under the terms of the CC BY 4.0 license and affirm that their submission is original and does not infringe on any third-party rights.